

# **BUK7880-55A** N-channel TrenchMOS standard level FET Rev. 01 — 1 November 2007


Product data sheet

#### **Product profile** 1.

### 1.1 General description

N-channel enhancement mode power Field-Effect Transistor (FET) in a plastic package using NXP General Purpose Automotive (GPA) TrenchMOS technology.

#### 1.2 Features



#### **Pinning information** 2.

Pin	Description	Simplified outline	Symbol
1	gate (G)		_
2	drain (D)	4	
3	source (S)		
4	solder point; connected to drain (D)		mbb076 S
		SOT223 (SC-73)	



N-channel TrenchMOS standard level FET

### 3. Ordering information

Table 2. Ordering information					
Type number	Package				
	Name	Description	Version		
BUK7880-55A	SC-73	plastic surface-mounted package with increased heatsink; 4 leads	SOT223		

### 4. Limiting values

#### Table 3. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DS</sub>	drain-source voltage		-	55	V
V <sub>DGR</sub>	drain-gate voltage (DC)	$R_{GS}$ = 20 k $\Omega$	-	55	V
V <sub>GS</sub>	gate-source voltage		-	±20	V
I <sub>D</sub>	drain current	$T_{sp} = 25 \text{ °C}; V_{GS} = 10 \text{ V}; \text{ see } \frac{\text{Figure 2}}{\text{Figure 2}} \text{ and } \frac{3}{2}$	-	7	А
		$T_{sp}$ = 100 °C; $V_{GS}$ = 10 V; see <u>Figure 2</u>	-	5	А
I <sub>DM</sub>	peak drain current	$T_{sp}$ = 25 °C; pulsed; $t_p \leq$ 10 $\mu s;$ see Figure 3	-	30	А
P <sub>tot</sub>	total power dissipation	T <sub>sp</sub> = 25 °C; see <u>Figure 1</u>	-	8	W
T <sub>stg</sub>	storage temperature		-55	+150	°C
Tj	junction temperature		-55	+150	°C
Source-d	rain diode				
I <sub>DR</sub>	reverse drain current	T <sub>sp</sub> = 25 °C	-	7	А
I <sub>DRM</sub>	peak reverse drain current	$T_{sp}$ = 25 °C; pulsed; $t_p \leq$ 10 $\mu s$	-	30	А
Avalanch	e ruggedness				
E <sub>DS(AL)S</sub>	non-repetitive drain-source avalanche energy	unclamped inductive load; I <sub>D</sub> = 7 A; V <sub>DS</sub> $\leq$ 55 V; R <sub>GS</sub> = 50 $\Omega$ ; V <sub>GS</sub> = 10 V; starting at T <sub>j</sub> = 25 °C	-	53	mJ
E <sub>DS(AL)R</sub>	repetitive drain-source avalanche energy		<u>[1]</u> _	-	J

[1] Conditions:

a) Maximum value not quoted. Repetitive rating defined in Figure 16.

b) Single-pulse avalanche rating limited by  $T_{j(max)}$  of 150  $^\circ\text{C}.$ 


c) Repetitive avalanche rating limited by an average junction temperature of 150 °C.

d) Refer to application note AN10273 for further information.

### **NXP Semiconductors**

## BUK7880-55A

#### N-channel TrenchMOS standard level FET




BUK7880-55A\_1

N-channel TrenchMOS standard level FET

### 5. Thermal characteristics

Table 4.	Thermal characteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient		-	70	-	K/W
R <sub>th(j-sp)</sub>	thermal resistance from junction to solder point		-	-	15	K/W




N-channel TrenchMOS standard level FET

### 6. Characteristics

<b>Table 5.</b> <i>T<sub>j</sub> = 25</i> ° <i>C</i>	Characteristics unless otherwise specified.					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static cha	aracteristics					
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$I_D = 250 \ \mu A; \ V_{GS} = 0 \ V$				
		T <sub>j</sub> = 25 °C	55	-	-	V
		T <sub>j</sub> = −55 °C	50	-	-	V
V <sub>GS(th)</sub>	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; \text{ see } \frac{\text{Figure 9}}{100000000000000000000000000000000000$				
		T <sub>j</sub> = 25 °C	2	3	4	V
		T <sub>j</sub> = 150 °C	1.2	-	-	V
		T <sub>j</sub> = −55 °C	-	-	4.4	V
I <sub>DSS</sub>	drain leakage current	$V_{DS} = 55 \text{ V}; V_{GS} = 0 \text{ V}$				
		T <sub>j</sub> = 25 °C	-	0.05	10	μA
		T <sub>j</sub> = 150 °C	-	-	500	μA
I <sub>GSS</sub>	gate leakage current	$V_{GS} = \pm 20 \text{ V}; V_{DS} = 0 \text{ V}$	-	2	100	nA
$R_{DSon}$	drain-source on-state resistance	$V_{GS} = 10 \text{ V}; \text{ I}_{D} = 10 \text{ A}; \text{ see } \frac{\text{Figure 6}}{1000 \text{ g}} \text{ and } \frac{8}{1000 \text{ g}}$				
		T <sub>j</sub> = 25 °C	-	68	80	mΩ
		T <sub>j</sub> = 150 °C	-	-	148	mΩ
Dynamic	characteristics					
Q <sub>G(tot)</sub>	total gate charge	$I_D$ = 10 A; $V_{DD}$ = 44 V; $V_{GS}$ = 10 V;	-	12	-	nC
Q <sub>GS</sub>	gate-source charge	see Figure 14	-	2.5	-	nC
Q <sub>GD</sub>	gate-drain charge		-	5	-	nC
C <sub>iss</sub>	input capacitance	$V_{GS} = 0 V; V_{DS} = 25 V; f = 1 MHz;$	-	374	500	pF
C <sub>oss</sub>	output capacitance	see Figure 12	-	92	110	pF
C <sub>rss</sub>	reverse transfer capacitance		-	62	85	pF
t <sub>d(on)</sub>	turn-on delay time	$V_{DS} = 30 \text{ V}; \text{ R}_{L} = 1.2 \Omega;$	-	8	-	ns
t <sub>r</sub>	rise time	$V_{GS}$ = 10 V; $R_{G}$ = 10 $\Omega$	-	52	-	ns
t <sub>d(off)</sub>	turn-off delay time		-	17	-	ns
t <sub>f</sub>	fall time		-	9	-	ns
Source-d	rain diode					
V <sub>SD</sub>	source-drain voltage	$I_S = 15 \text{ A}; V_{GS} = 0 \text{ V}; \text{ see } \frac{\text{Figure } 15}{15}$	-	0.85	1.2	V
t <sub>rr</sub>	reverse recovery time	$I_{S} = 20 \text{ A}; \text{ d}I_{S}/\text{d}t = -100 \text{ A}/\mu\text{s};$	-	33	-	ns
Q <sub>r</sub>	recovered charge	$V_{GS} = -10 \text{ V}; \text{ V}_{R} = 30 \text{ V}$	-	31	-	nC


#### N-channel TrenchMOS standard level FET



### **NXP Semiconductors**

## BUK7880-55A

#### N-channel TrenchMOS standard level FET




BUK7880-55A\_1

### **NXP Semiconductors**

## BUK7880-55A

#### N-channel TrenchMOS standard level FET



BUK7880-55A 1

N-channel TrenchMOS standard level FET

### 7. Package outline





Fig 17. Package outline SOT223 (SC-73)

N-channel TrenchMOS standard level FET

### 8. Soldering



N-channel TrenchMOS standard level FET

### 9. Revision history

Table 6.	Revision history				
Document	ID	Release date	Data sheet status	Change notice	Supersedes
BUK7880-5	5A_1	20071101	Product data sheet	-	-

#### N-channel TrenchMOS standard level FET

### **10. Legal information**

### **10.1** Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### **10.2 Definitions**

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### **10.3 Disclaimers**

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

### 10.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS - is a trademark of NXP B.V.

### **11. Contact information**

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: salesaddresses@nxp.com

#### N-channel TrenchMOS standard level FET

### **12. Contents**

1	Product profile 1
1.1	General description 1
1.2	Features
1.3	Applications 1
1.4	Quick reference data 1
2	Pinning information 1
3	Ordering information 2
4	Limiting values 2
5	Thermal characteristics 4
6	Characteristics 5
7	Package outline 9
8	Soldering 10
9	Revision history 11
10	Legal information 12
10.1	Data sheet status 12
10.2	Definitions 12
10.3	Disclaimers
10.4	Trademarks 12
11	Contact information 12
12	Contents 13

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2007.

All rights reserved.



For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 1 November 2007 Document identifier: BUK7880-55A\_1